

CLAIMS

What is claimed is:

- 5 1. A method for fabricating a gate electrode, wherein said method comprising:
 - providing a substrate;
 - forming a first barrier layer on said substrate;
 - forming a dielectric layer with a high dielectric constant on said

10 first barrier layer;

 - forming a metal gate layer on said dielectric layer; and
 - removing a portion of said metal gate layer, said dielectric layer, and said first barrier layer to form a gate electrode on said substrate.

15 2. The method according to claim 1, wherein the steps of forming said first barrier layer comprises a first nitrogen-containing rapid thermal process.

20 3. The method according to claim 2, wherein said first nitrogen-containing rapid thermal process further comprising an ammonia rapid thermal process.

4. The method according to claim 2, wherein the temperature of said first nitrogen-containing rapid thermal process is between 600

°C to 750 °C.

5. The method according to claim 2, wherein the duration of said first nitrogen-containing rapid thermal process is between the 10 5 to 20 minutes.

6. The method according to claim 1, wherein material of said first barrier layer is selected from the group consisting of silicon dioxide (SiO_2), silicon nitride (SiN_x), and silicon oxynitride (SiON).

10

7. The method according to claim 1, wherein material of said dielectric layer is selected from the group consisting of zirconium dioxide (ZrO_2), hafnium dioxide (HfO_2), zirconium silicates (Zr-silicates), hafnium silicates (Hf-silicates), La_2O_3 (lanthanum oxide), Y_2O_3 (yttrium oxide), and Al-doped Zr-silicate $((\text{Al}_2\text{O}_3)(\text{ZrO}_2)_x(\text{SiO}_2)_{1-x-y})$.

15 8. The method according to claim 1, wherein said dielectric layer with said high dielectric constant is about 10.

20

9. The method according to claim 1, wherein the steps of said fabricating said gate electrode on said substrate further comprising:
performing a post-deposition annealing to said dielectric layer;
depositing a second barrier layer on said dielectric layer;
depositing a metal gate layer on said second barrier layer;

forming a photoresist layer on said metal gate layer; and sequentially etching said metal gate layer, said second barrier layer, said dielectric layer, and said first barrier layer to form a gate electrode on said substrate.

5

10. The method according to claim 9, wherein the temperature of said post-deposition annealing is between 700 °C to 900 °C.

11. The method according to claim 9, wherein the duration of
10 said post-deposition annealing is between 20 to 45 minutes.

12. The method according to claim 9, wherein the material of
said second barrier layer is selected from the group consisting of
silicon dioxide (SiO₂), silicon nitride (SiN_x), and silicon oxynitride
15 (SiON).

13. The method according to claim 9, further comprising a
second nitrogen-containing rapid thermal process treatment on said
gate electrode.

20

14. The method according to claim 9, wherein said second
nitrogen-containing rapid thermal process comprises an ammonia
rapid thermal process.

15. The method according to claim 9, wherein the material of said metal gate layer is selected from the group consisting of tantalum (Ta), tantalum nitride (TaN_x), and TaRu_xN_y (tantalum-ruthenium-nitrogen).

5

16. A method for fabricating a gate electrode, said method comprising:

providing a substrate;

10 treating said substrate by a first nitrogen-containing rapid thermal process to form a first barrier layer thereon;

depositing a dielectric layer with a high dielectric constant on said first barrier layer;

15 performing a post-deposition annealing process on said dielectric layer;

forming a second barrier layer on said dielectric layer;

forming a metal gate layer on said second barrier layer;

forming a photoresist layer on said metal gate layer;

20 sequentially etching said metal gate layer, said second barrier layer, said dielectric layer, and said first barrier layer to form a gate electrode on said substrate; and

performing a second nitrogen-containing rapid thermal process on said gate electrode.

17. The method according to claim 16 wherein said first

nitrogen-containing rapid thermal process further comprising an ammonia rapid thermal process.

18. The method according to claim 16, wherein the 5 temperature of said first ammonia rapid thermal process (NH₃ RTP) is between 600 °C to 750 °C.

19. The method according to claim 16, wherein the duration of 10 said first nitrogen-containing rapid thermal process is between the 10 to 20 minutes.

20. The method according to claim 16, wherein material of said first barrier layer is selected from the group consisting of silicon dioxide (SiO₂), silicon nitride (SiN_x), and SiON (silicon oxynitride). 15

21. The method according to claim 16, wherein said dielectric layer is selected from the group consisting of zirconium dioxide (ZrO₂), hafnium dioxide (HfO₂), zirconium silicates (Zr-silicates), hafnium silicates (Hf-silicates, La₂O₃ (lanthanum oxide), Y₂O₃ (yttrium oxide), 20 and Al-doped Zr-silicate ((Al₂O₃)(ZrO₂)_x(SiO₂)_{1-x-y}).

22. The method according to claim 16, wherein said dielectric layer with said high dielectric constant is about 10.

23. The method according to claim 16, wherein said performing post-deposition annealing comprises a post-deposition annealing in nitrogen gas.

5 24. The method according to claim 23, wherein the temperature of said post-deposition annealing is between 700 °C to 900 °C.

10 25. The method according to claim 23, wherein the duration of said post-deposition annealing is between 20 to 45 minutes.

15 26. The method according to claim 16, wherein the material of said second barrier layer is selected from the group consisting of silicon dioxide (SiO_2), silicon nitride (SiN_x), and SiON (silicon oxynitride).

27. The method according to claim 16, wherein the material of said metal gate layer is selected from the group consisting of tantalum (Ta), tantalum nitride (TaN_x), and $\text{TaRu}_{x\text{N}_y}$ (tantalum-ruthenium-nitrogen).

28. The method according to claim 16, wherein said second nitrogen-containing rapid thermal process further comprising an ammonia rapid thermal process.

29. A method for forming the gate electrode, said method comprising:

providing a substrate;

5 treating said substrate by a first ammonia rapid thermal process (NH₃ RTP) to form a first barrier layer on said substrate;

chemical vapor depositing a dielectric layer on said first barrier layer, wherein the dielectric constant of said dielectric layer is about 10;

10 performing a post-deposition annealing in nitrogen gas on said dielectric layer;

chemical vapor depositing a second barrier layer on said dielectric layer;

15 chemical vapor depositing a metal gate layer on said second barrier layer;

forming a photoresist layer on said metal gate layer;

sequentially etching said metal gate layer, said second barrier layer, said dielectric layer, and said first barrier layer to form a gate electrode on said substrate; and

20 performing a second ammonia rapid thermal process (NH₃ RTP) on said gate electrode to form a surface inhibition layer on the sidewall of said gate electrode.

30. The method according to claim 29, wherein the

temperature of said first ammonia rapid thermal process (NH₃ RTP) is between 600 °C to 750 °C.

31. The method according to claim 29, wherein the duration of
5 said first ammonia rapid thermal process (NH₃ RTP) is between 10 to
20 minutes.

32. The method according to claim 29, wherein material of
said first barrier layer is selected from the group consisting of silicon
10 dioxide (SiO₂), silicon nitride (SiN_x), and silicon oxynitride (SiON).

33. The method according to claim 29, wherein said dielectric
layer is selected from the group consisting of zirconium dioxide (ZrO₂),
hafnium dioxide (HfO₂), zirconium silicates (Zr-silicates), and hafnium
15 silicates (Hf-silicates), and La₂O₃ (lanthanum oxide), Y₂O₃ (yttrium
oxide), and Al-doped Zr-silicate ((Al₂O₃)(ZrO₂)_x(SiO₂)_{1-x-y}).

34. The method according to claim 29, wherein the
temperature of said post-deposition annealing is between 700 °C to
20 900 °C.

35. The method according to claim 29, wherein the duration of
said post-deposition annealing is between 20 to 45 minutes.

36. The method according to claim 29, wherein the material of said second barrier layer is selected from the group consisting of silicon dioxide (SiO_2), silicon nitride (SiN_x), and SiON (silicon oxynitride).

5

37. The method according to claim 29, wherein the temperature of said second ammonia rapid thermal process is about 600 °C.

10 38. The method according to claim 29, wherein the duration of said second ammonia rapid thermal process is about 20 minutes.

39. The method according to claim 29, wherein said surface inhibition layer comprises TaN_x .